




# Sierra Components, Inc.

2222 Park Place Building 3 Suite E • Minden, Nevada 89423

Phone: 775.783.4940 Fax: 775.783.4947

Chip back potential is the level which bulk silicon is maintained by on-chip connection, or it is the level to which the chip back must be connected when specifically stated below. If no potential is given the chip back should be isolated.



### PAD FUNCTION

- 1 NC
- 2  $V_{INV}$
- 3  $V_{NON-INV}$
- 4  $-V_{CC}$
- 5 NC
- 6  $V_{OUT}$
- 7  $+V_{CC}$
- 8 NC

NC = NO CONNECT

### NOTE:

The chip back may be connected to  $-V_{CC}$  or left floating.

This chip can be supplied from the manufacturer in either Au or Si

**Topside Metal: Au**  
**Backside: Au or SI (see above)**  
**Backside Potential:  $-V_{CC}$**   
**Mask Ref: 73**  
**Bond Pads : .004" min**

APPROVED BY: CD

MFG: National (Comlinear)

DIE SIZE : .044" x .044"

THICKNESS: .014"

DATE: 1/2/02

P/N: CLC449